US PATENT SUBCLASS 438 / 632
.~.~.~.~.~ Utilizing reflow

Current as of: June, 1999
Click HD for Main Headings
Click for All Classes

Internet Version by PATENTEC © 1999      Terms of Use


438 /   HD   SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS

584  DF  COATING WITH ELECTRICALLY OR THERMALLY CONDUCTIVE MATERIAL {2}
597  DF  .~ To form ohmic contact to semiconductive material {24}
618  DF  .~.~ Contacting multiple semiconductive regions (i.e., interconnects) {5}
622  DF  .~.~.~ Multiple metal levels, separated by insulating layer (i.e., multiple level metallization) {8}
631  DF  .~.~.~.~ Having planarization step {3}
632.~.~.~.~.~ Utilizing reflow

DEFINITION

Classification: 438/632

Utilizing reflow:

(under subclass 631) Processes wherein the planarization step is conducted by decreasing the viscosity of a layer and causing a leveling of the same by the viscous flow thereof.