US PATENT SUBCLASS 326 / 22
.~ Input noise margin enhancement


Current as of: June, 1999
Click HD for Main Headings
Click for All Classes

Internet Version by PATENTEC © 1999      Terms of Use



326 /   HD   ELECTRONIC DIGITAL LOGIC CIRCUITRY

21  DF  SIGNAL SENSITIVITY OR TRANSMISSION INTEGRITY {5}
22.~ Input noise margin enhancement {1}
23  DF  .~.~> With field effect-transistor {2}


DEFINITION

Classification: 326/22

Input noise margin enhancement:

(under subclass 21) Subject matter having a circuit to reduce the possibility of switching due to noise input instead of signal input.

(1) Note. An example of reducing noise in the time domain is using a low pass filter at the input to filter out high frequency noise.

(2) Note. An example of reducing noise in the amplitude domain is using a Schmitt trigger which uses a feedback mechanism to eliminate noise.

SEE OR SEARCH CLASS

327, Miscellaneous Active Electrical Nonlinear Devices, Circuits, and Systems,

72+, for an input signal compared to reference derived therefrom, subclasses 74+ for an input signal compared to plural fixed references, and subclasses 205+ for miscellaneous hysteresis circuits (including a Schmitt trigger).