(under subclass 141) Subject matter further comprising cache memory monitoring an associated address bus to determine if access to a cached location occurs by another cache memory or other user (e.g., DMA, peripherals, etc.).
SEE OR SEARCH CLASS
710, Electrical Computers And Digital Data Processing Systems: Input/Output,
100+, for system intraconnecting, particularly subclasses 107+ for bus access regulating.