US PATENT SUBCLASS 710 / 36
.~ Input/Output access regulation

Current as of: June, 1999
Click HD for Main Headings
Click for All Classes

Internet Version by PATENTEC © 1999      Terms of Use


710 /   HD   ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT

1  DF  INPUT/OUTPUT DATA PROCESSING {16}
36.~ Input/Output access regulation {7}
37  DF  .~.~> Access dedication
38  DF  .~.~> Path selection
39  DF  .~.~> Access request queuing
40  DF  .~.~> Access prioritization {5}
46  DF  .~.~> Input/Output polling {1}
48  DF  .~.~> Input/Output interrupting {2}
51  DF  .~.~> Accessing via a multiplexer

DEFINITION

Classification: 710/36

Input/Output access regulation:

(under subclass 1) Subject matter further comprising means or

steps for controlling which of the peripherals may transfer data with which of the digital data processing systems or computers.

SEE OR SEARCH THIS CLASS, SUBCLASS:

107+, for access regulation and arbitration within a digital data processing system,

200-244, for generalized locking, polling, access arbitration and interrupt data processing.

SEE OR SEARCH CLASS

709, Electrical Computers and Digital Data Processing Systems: Multiple Computer and Process Coordinating,

200+, for transferring data among multiple computer systems. 711, Electrical Computers and Digital Processing Systems: Memory,

200+, for generalized address formation.