Subject matter under 185.05 wherein all of the memory cells in a column are connected in parallel by column lines, and alternative column lines are either connected to ground or
switchable to a potential related to ground.
(1) Note. All of the internal columns of the memory cells in the floating gate array share a common column line with an adjacent column. Each internal column line is shared by two columns of cells to reduce the number and size of the connections.
