Subject matter under 185.11 wherein a word (control gate) line or a data bit (drain) line in a floating gate array extends through a plurality of banks or blocks to form a common connection or connections for at least a plurality of the banks or blocks of the entire floating gate array.
(1) Note. This subject matter includes memories where the floating gate array is the entire intact semiconductor wafer and such lines that extend across the entire wafer.
