Subject matter under 185.05 wherein the connection within the floating gate device has separate source and drain lines for each column of memory cells, thereby each column's source and drain lines are separate from and not shared with any other column's source and drain lines.
