DRAM CONFIGURATION WITH TRANSISTORS AND CAPACITORS OF PAIRSOF CELLS ALONG A STRAIGHT LINE BETWEEN ADJACENT BIT LINES:
Subject matter comprising dynamic random access memory elements having transistors and capacitors, where memory elements connected to adjacent bit lines have transistors and capacitors which are not staggered but which lie along a straight line which is located between the adjacent bit lines of the device.